


110

SYSTEM & USER	112	114	116	118	120	122
		FIQ	SUPERVISOR	ABORT	IRQ	UNDEFINED
r0	r0	r0	r0	r0	r0	r0
r1	r1	r1	r1	r1	r1	r1
r2	r2	r2	r2	r2	r2	r2
r3	r3	r3	r3	r3	r3	r3
r4	r4	r4	r4	r4	r4	r4
r5	r5	r5	r5	r5	r5	r5
r6	r6	r6	r6	r6	r6	r6
r7	r7	r7	r7	r7	r7	r7
r8	r8	r8_fiq	r8	r8	r8	r8
r9	r9	r9_fiq	r9	r9	r9	r9
r10	r10	r10_fiq	r10	r10	r10	r10
r11	r11	r11_fiq	r11	r11	r11	r11
r12	r12	r12_fiq	r12	r12	r12	r12
r13	r13	r13_fiq	r13_svc	r13_abt	r13_irq	r13_und
r14	r14	r14_fiq	r14_svc	r14_abt	r14_irq	r14_und
r15(PC)	r15(PC)	r15(PC)	r15(PC)	r15(PC)	r15(PC)	r15(PC)

FIG. 2






FIG. 4



FIG. 5

6/11




FIG. 6

280

Offset	Register	Description
0	ISR	Interrupt Status Register
4	IER	Interrupt Enable Register
8	IER_set	Each bit written as one will set the corresponding bit in IER
C	IER_clr	Each bit written as one will clr the corresponding bit in IER
10	FIR	Force Interrupt Register
14	FIR_set	Each bit written as one will set the corresponding bit in FIR
18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
1C	IMX	Interrupt Mux Register ('1'/'0' Routes interrupt to nFIQ/nIRQ)
20	IMX_set	Each bit written as one will set the corresponding bit in IMX
24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
28	VIR	Read only Valid Interrupt Register for nIRQ
2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ

282

284

FIG. 7

8/11

Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
A	Not Defined
B	Not Defined
C	Not Defined
D	Timer 2
E	Timer 1
F	Not defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

FIG. 8

FIG. 9A

F0000 50064860

IRQ31	IRQ30	IRQ29	IRQ28	IRQ27	IRQ26	IRQ25	IRQ24	IRQ23	IRQ22	IRQ21	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16
IRQ31	IRQ30	IRQ29	IRQ28	IRQ27	IRQ26	IRQ25	IRQ24	IRQ23	IRQ22	IRQ21	IRQ20	IRQ19	IRQ18	IRQ17	IRQ16
FIQ31	FIQ30	FIQ29	FIQ28	FIQ27	FIQ26	FIQ25	FIQ24	FIQ23	FIQ22	FIQ21	FIQ20	FIQ19	FIQ18	FIQ17	FIQ16
FIQ31	FIQ30	FIQ29	FIQ28	FIQ27	FIQ26	FIQ25	FIQ24	FIQ23	FIQ22	FIQ21	FIQ20	FIQ19	FIQ18	FIQ17	FIQ16
ISR31	ISR30	ISR29	ISR28	ISR27	ISR26	ISR25	ISR24	ISR23	ISR22	ISR21	ISR20	ISR19	ISR18	ISR17	ISR16
FIR31	FIR30	FIR29	FIR28	FIR27	FIR26	FIR25	FIR24	FIR23	FIR22	FIR21	FIR20	FIR19	FIR18	FIR17	FIR16
IER31	IER30	IER29	IER28	IER27	IER26	IER25	IER24	IER23	IER22	IER21	IER20	IER19	IER18	IER17	IER16
IER31	IER30	IER29	IER28	IER27	IER26	IER25	IER24	IER23	IER22	IER21	IER20	IER19	IER18	IER17	IER16

FIG. 9B

IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
IRQ15	IRQ14	IRQ13	IRQ12	IRQ11	IRQ10	IRQ9	IRQ8	IRQ7	IRQ6	IRQ5	IRQ4	IRQ3	IRQ2	IRQ1	IRQ0
FIQ15	FIQ14	FIQ13	FIQ12	FIQ11	FIQ10	FIQ9	FIQ8	FIQ7	FIQ6	FIQ5	FIQ4	FIQ3	FIQ2	FIQ1	FIQ0
FIQ15	FIQ14	FIQ13	FIQ12	FIQ11	FIQ10	FIQ9	FIQ8	FIQ7	FIQ6	FIQ5	FIQ4	FIQ3	FIQ2	FIQ1	FIQ0
ISR15	ISR14	ISR13	ISR12	ISR11	ISR10	ISR9	ISR8	ISR7	ISR6	ISR5	ISR4	ISR3	ISR2	ISR1	ISR0
FIIR15	FIIR14	FIIR13	FIIR12	FIIR11	FIIR10	FIIR9	FIIR8	FIIR7	FIIR6	FIIR5	FIIR4	FIIR3	FIIR2	FIIR1	FIIR0
FIR_SET (SET FORCED INTERRUPT BIT)															
FIR_CLR (CLEAR FORCED INTERRUPT BIT)															
IER15	IER14	IER13	IER12	IER11	IER10	IER9	IER8	IER7	IER6	IER5	IER4	IER3	IER2	IER1	IER0
CPU_IER_SET (ENABLE INTERRUPT SOURCE FOR CPU)															
CPU_IER_CLR (DISABLE INTERRUPT SOURCE FOR CPU)															
CPU_IEP_CLASS (SET PRIORITY INTERRUPT SOURCE FOR CPU)															
IER15	IER14	IER13	IER12	IER11	IER10	IER9	IER8	IER7	IER6	IER5	IER4	IER3	IER2	IER1	IER0
COP_IER_SET (ENABLE INTERRUPT SOURCE FOR COP)															
COP_IER_CLR (DISABLE INTERRUPT SOURCE FOR COP)															
COP_IEP_CLASS (SET PRIORITY INTERRUPT SOURCE FOR COP)															
DMA_SOURCE_STATUS															